January 01, 2022 book-chapter Aachen paper

High-Level Estimation of the 3D-Interconnect Capacitances

Springer eBooks, pp. 71–100

DOI: 10.1007/978-3-030-98229-4_4 OpenAlex

Authors 4

Lennart Bamberg

NXP (Germany)

Affiliation as printed

NXP Semiconductors, Hamburg, Germany
Jan Moritz Joseph Aachen

RWTH Aachen University

Affiliation as printed

RWTH Aachen University, Aachen, Germany
Alberto García-Ortiz

University of Bremen

Affiliation as printed

Universität Bremen, Bremen, Germany
Thilo Pionteck

Otto-von-Guericke-Universität Magdeburg

Affiliation as printed

Otto-von-Guericke Universität Magdeburg, Magdeburg, Germany

Cited by 0 stored of 0

No patents citing this paper on Lens.org (checked 2026-10-06).

References 19

Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs
2010 IEEE Transactions on Electron Devices article Engineering 3D IC and TSV technologies

287

citations
Modeling of interconnect capacitance, delay, and crosstalk in VLSI
2000 IEEE Transactions on Semiconductor Manufacturing article Materials Science Copper Interconnects and Reliability

260

citations
Analysis and avoidance of cross-talk in on-chip buses
2002 conference-paper Engineering Low-power high-performance VLSI design

175

citations
Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring
2011 IEEE Transactions on Components Packaging and Manufacturing Technology article Engineering 3D IC and TSV technologies

169

citations
Modeling of Crosstalk in Through Silicon Vias
2012 IEEE Transactions on Electromagnetic Compatibility article Engineering 3D IC and TSV technologies

117

citations
Rigorous Electrical Modeling of Through Silicon Vias (TSVs) With MOS Capacitance Effects
2011 IEEE Transactions on Components Packaging and Manufacturing Technology article Engineering 3D IC and TSV technologies

104

citations
Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC
2011 Proceedings - ACM IEEE Design Automation Conference conference-paper Engineering 3D IC and TSV technologies

92

citations
Data Encoding Schemes in Networks on Chip
2011 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems article Computer Science Interconnection Networks and Systems

64

citations
Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip
2013 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Computer Science Interconnection Networks and Systems

61

citations
On and Off-Chip Crosstalk Avoidance in VLSI Design
2010 Springer eBooks book Engineering Electromagnetic Compatibility and Noise Suppression

42

citations
Transient Analysis of TSV Equivalent Circuit Considering Nonlinear MOS Capacitance Effects
2015 IEEE Transactions on Electromagnetic Compatibility article Engineering 3D IC and TSV technologies

40

citations
Silicon Effect-Aware Full-Chip Extraction and Mitigation of TSV-to-TSV Coupling
2014 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems article Engineering 3D IC and TSV technologies

39

citations
Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs
2015 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Engineering 3D IC and TSV technologies

36

citations
An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias
2017 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Engineering 3D IC and TSV technologies

35

citations
Low-Power Coding: Trends and New Challenges
2017 Journal of Low Power Electronics article Engineering Low-power high-performance VLSI design

24

citations
High-Level Energy Estimation for Submicrometric TSV Arrays
2017 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Engineering 3D IC and TSV technologies

21

citations
On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs
2013 conference-paper Engineering 3D IC and TSV technologies

19

citations
Algorithm for Extracting Parameters of the Coupling Capacitance Hysteresis Cycle for TSV Transient Modeling and Robustness Analysis
2016 IEEE Transactions on Electromagnetic Compatibility article Engineering 3D IC and TSV technologies

9

citations
W6600260115
details pending

0

citations

19 results