September 28, 2022 book-chapter Aachen paper

Processor Integrity Protection

Springer eBooks, pp. 87–113

DOI: 10.1007/978-3-031-19123-7_8 OpenAlex

Authors 2

Dominik Šišejković Aachen

RWTH Aachen University

Affiliation as printed

RWTH Aachen University, Aachen, Germany
Rainer Leupers Aachen

RWTH Aachen University

Affiliation as printed

RWTH Aachen University, Aachen, Germany

Cited by 1 stored of 1

Exploiting the lock: leveraging MiG-V's logic locking for secret-data extraction
2025 Philosophical Transactions of the Royal Society A Mathematical Physical and Engineering Sciences article Computer Science Physical Unclonable Functions (PUFs) and Hardware Security Open access

0

citations

1 result

No patents citing this paper on Lens.org (checked 2026-10-06).

References 13

The Design of Rijndael
2002 Information security and cryptography book Computer Science Cryptographic Implementations and Security

2,423

citations
The RISC-V Instruction Set Manual. Volume 1: User-Level ISA, Version 2.0
2014 report Computer Science Parallel Computing and Optimization Techniques

473

citations
The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology
2019 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Computer Science Parallel Computing and Optimization Techniques Open access

432

citations
Reverse Engineering Digital Circuits Using Structural and Functional Analyses
2014 IEEE Transactions on Emerging Topics in Computing article Computer Science Physical Unclonable Functions (PUFs) and Hardware Security Open access

142

citations
Reverse Engineering of Cryptographic Cores by Structural Interpretation Through Graph Analysis
2018 conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

34

citations
Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities
2021 IFIP/IEEE International Conference on Very Large Scale Integration conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security Open access

29

citations
Machine learning and structural characteristics for reverse engineering
2019 Asia and South Pacific Design Automation Conference (ASP-DAC) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

27

citations
A secure hardware-software solution based on RISC-V, logic locking and microkernel
2020 International Workshop on Software and Compilers for Embedded Systems (SCOPES) conference-paper Computer Science Security and Verification in Computing

21

citations
Control-Lock
2019 ACM Great Lakes Symposium on VLSI (GLSVLSI) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

17

citations
Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries
2019 Proceedings/Proceedings - European Test Workshop conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

17

citations
Open Source Hardware Design and Hardware Reverse Engineering: A Security Analysis
2022 Euromicro Conference on Digital System Design (DSD) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

11

citations
Protecting the Integrity of Processor Cores with Logic Encryption
2019 IEEE International System-on-Chip Conference (SOCC) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

4

citations
W3215516083
details pending

0

citations

13 results