A 5-nm 254-TOPS/W 221-TOPS/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations

Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference

DOI: 10.1109/isscc42614.2022.9731754 OpenAlex

Authors 0

Author list not loaded yet.

Cited by 10 stored of 224

Design, Stability Improvement, and Scaling of a 4-Transistor Static Latch for Digital Compute-in-Memory
2026 Journal of Signal Processing Systems article Engineering Low-power high-performance VLSI design Open access

0

citations
4T Bitcell for Digital Compute-in-Memory
2025 IEEE Nordic Circuits and Systems Conference (NorCAS) conference-paper Engineering Low-power high-performance VLSI design

1

citations
A 22nm 96.83-TOPS/W Time-Domain Compute-in-Memory Engine Utilizing Mixed-Fidelity for Edge-AI Applications
2025 ACM Great Lakes Symposium on VLSI (GLSVLSI) conference-paper Engineering Advanced Memory and Neural Computing Open access

5

citations
A 1.27 fJ/B/transition Digital Compute-in-Memory Architecture for Non-Deterministic Finite Automata Evaluation
2025 ACM Great Lakes Symposium on VLSI (GLSVLSI) conference-paper Engineering Advanced Memory and Neural Computing Open access

2

citations
An All-Digital Time-Domain Compute-in-Memory Engine for Convolutional Neural Networks in 22nm
2025 IEEE International Symposium on Circuits and Systems proceedings conference-paper Engineering Advanced Memory and Neural Computing

2

citations
An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks
2023 IEEE Transactions on Circuits and Systems I Regular Papers article Engineering Advanced Memory and Neural Computing

17

citations
Fully Digital, Standard-Cell-Based Multifunction Compute-in-Memory Arrays for Genome Sequencing
2023 IEEE Transactions on Very Large Scale Integration (VLSI) Systems article Engineering Advanced Memory and Neural Computing cited by 1 patent

5

citations
Automatic Generation of Structured Macros Using Standard Cells ‒ Application to CIM
2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) conference-paper Engineering VLSI and FPGA Design Techniques

11

citations
Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices
2023 ACM Great Lakes Symposium on VLSI (GLSVLSI) conference-paper Engineering Advanced Memory and Neural Computing Open access

15

citations
Multi-Function CIM Array for Genome Alignment Applications built with Fully Digital Flow
2022 IEEE Nordic Circuits and Systems Conference (NorCAS) conference-paper Computer Science Network Packet Processing and Optimization

8

citations

10 results

A 5-nm 254-TOPS/W 221-TOPS/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations

Authors 0

Cited by 10 stored of 224

References 0