Not finding it? Sign in to also search OpenAlex live.
-
An 8-Phase PLL Clock Synthesizer With Iterative Min–Max Skew Calibration Targeting Closed-Loop Digital Wide-Bandgap Gate Driving2026 IEEE Transactions on Circuits and Systems I Regular Papers article Engineering Advancements in PLL and VCO Technologies Open access
Erik Wehr, Tobias Zekorn, Kenny Vohl, R. Wunderlich, Stefan J. Heinen
0citations