A

Hybrid CMOS circuits with 2D transistors: Projected performance down to sub-1 nm technology nodes

Research Square

Authors 0

  1. Author list not loaded yet.

Cited by 0 stored of 0

References 1

1 result