A
Menu
June 03, 2004 conference-paper

A power and performance model for network-on-chip architectures

Design, Automation, and Test in Europe

DOI: 10.1109/date.2004.1269067 OpenAlex

Authors 0

  1. Author list not loaded yet.

Cited by 1 stored of 116

1 result

References 0