A Aralex Aachen research explorer

April 27, 2021 conference-paper

AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing

IEEE International Symposium on Circuits and Systems proceedings

DOI: 10.1109/iscas51556.2021.9401665 OpenAlex

Authors 0

Author list not loaded yet.

Cited by 4 stored of 19

Design, Stability Improvement, and Scaling of a 4-Transistor Static Latch for Digital Compute-in-Memory
2026 Journal of Signal Processing Systems article Engineering Low-power high-performance VLSI design Open access

0

citations
4T Bitcell for Digital Compute-in-Memory
2025 IEEE Nordic Circuits and Systems Conference (NorCAS) conference-paper Engineering Low-power high-performance VLSI design

1

citations
Merits of Time-Domain Computing for VMM – A Quantitative Comparison
2024 International Symposium on Quality Electronic Design (ISQED) conference-paper Engineering Advanced Memory and Neural Computing Open access

7

citations
Memristive Devices for Time Domain Compute-in-Memory
2022 IEEE Journal on Exploratory Solid-State Computational Devices and Circuits article Engineering Advanced Memory and Neural Computing Open access cited by 1 patent

18

citations

4 results

References 0