A

A Communication-Aware DNN Accelerator on ImageNet Using In-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65-nm CMOS

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Authors 0

  1. Author list not loaded yet.

Cited by 2 stored of 15

2 results

References 0