A Aralex Aachen research explorer

July 22, 2019 conference-paper

Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform

Proceedings - International Workshops on Parallel Processing

DOI: 10.1145/3339186.3339192 OpenAlex

Authors 0

Author list not loaded yet.

Cited by 4 stored of 10

Arancini: A Hybrid Binary Translator for Weak Memory Model Architectures
2026 ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) conference-paper Computer Science Parallel Computing and Optimization Techniques Open access

1

citations
FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators
2025 conference-paper Computer Science Numerical Methods and Algorithms

1

citations
Rapid RISC-V Floating Point Vector Simulation
2025 conference-paper Computer Science Parallel Computing and Optimization Techniques Open access

0

citations
Efficient RISC-V-on-x64 Floating Point Simulation
2023 Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design conference-paper Computer Science Numerical Methods and Algorithms

2

citations

4 results

References 0