A 28μm2, 0.11Hz, 4.5pW gate leakage timer using differential leakage technique in 55nm DDC CMOS for small-footprint, low-frequency and low-power timing generation

IEEE International Conference on Electronics, Circuits and Systems (ICECS)

Authors 0

1. Author list not loaded yet.