A Aralex Aachen research explorer

March 01, 2016 conference-paper

Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs

International Symposium on Quality Electronic Design (ISQED)

DOI: 10.1109/isqed.2016.7479152 OpenAlex

Authors 0

Author list not loaded yet.

Cited by 1 stored of 7

Scaling Logic Area With Multitier Standard Cells
2024 IEEE Journal on Exploratory Solid-State Computational Devices and Circuits article Engineering 3D IC and TSV technologies Open access

0

citations

1 result

References 0