A Aralex Aachen research explorer

December 01, 2012 conference-paper Open access

Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs

Technical digest - International Electron Devices Meeting/Technical digest

DOI: 10.1109/iedm.2012.6479004 Full text (OA) OpenAlex

Authors 0

Author list not loaded yet.

Cited by 5 stored of 309

Vertical Gate‐All‐Around SiGeSn/GeSn/SiGeSn Nanowire Transistors for Energy‐Efficient Electronics
2026 Advanced Materials Technologies article Engineering Advancements in Semiconductor Devices and Circuit Design Open access

0

citations
Re‐Thinking Electronic Circuit Design Through Emerging Reconfigurable Field Effect Transistors
2026 Advanced Science article Engineering Advancements in Semiconductor Devices and Circuit Design Open access

0

citations
Sub-Linear Current Voltage Characteristics of Schottky-Barrier Field-Effect Transistors
2022 IEEE Transactions on Electron Devices article Physics and Astronomy Semiconductor materials and interfaces Open access

13

citations
On the Operation Modes of Dual-Gate Reconfigurable Nanowire Transistors
2021 IEEE Transactions on Electron Devices article Engineering Advancements in Semiconductor Devices and Circuit Design Open access

21

citations
Vertical IP Protection of the Next-Generation Devices: Quo Vadis?
2021 Design, Automation, and Test in Europe conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security Open access

8

citations

5 results

References 0