A

Hybrid RISC-V Coprocessor Architecture for Convolutional Neural-Network Inferencing

Proceedings of IEEE Southeastcon

Authors 0

  1. Author list not loaded yet.

Cited by 0 stored of 0

References 1

1 result