A

Raised or recessed? Finding the optimal gate architecture for improving the static performance of graphene transistors

Nanoscale Advances

Authors 0

  1. Author list not loaded yet.

Cited by 0 stored of 1

References 4

4 results