A Scalable External Memory Access and On-Chip Storage Architecture for Edge-AI Accelerators : – Multi-Path Rolling Data Refresh and Layer-Wise Bank Allocation –

IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)

Authors 0

1. Author list not loaded yet.