A

Engineering Ferroelectric Gate Dielectric to Achieve High-Performance Multilevel Organic Transistor Nonvolatile Memories With the Programming/Erasing Voltages Below 10 V

IEEE Electron Device Letters

Authors 0

  1. Author list not loaded yet.

Cited by 0 stored of 0

References 2

2 results