A

Investigation Temperature variation on DC and Analog performance of Gate Stack GNRFET using DFT-based atomic scale Modelling

Devices for Integrated Circuit (DevIC)

Authors 0

  1. Author list not loaded yet.

Cited by 0 stored of 0

References 1

1 result