A

Scalable parity architecture with a shuttling-based spin qubit processor

Physical review. B./Physical review. B

Authors 0

  1. Author list not loaded yet.

Cited by 3 stored of 5

3 results

References 8

8 results