PA-PUF: A Novel Priority Arbiter PUF
IFIP/IEEE International Conference on Very Large Scale Integration, pp. 1–6
Abstract
This paper proposes a 3-input arbiter-based novel physically unclonable function (PUF) design. Firstly, a 3-input priority arbiter is designed using a simple arbiter, two multiplexers (2:1), and an XOR logic gate. The priority arbiter has an equal probability of 0’s and 1’s at the output, which results in excellent uniformity (49.45%) while retrieving the PUF response. Secondly, a new PUF design based on priority arbiter PUF (PA-PUF) is presented. The PA-PUF design is evaluated for uniqueness, non-linearity, and uniformity against the standard tests. The proposed PA-PUF design is configurable in challenge-response pairs through an arbitrary number of feed-forward priority arbiters introduced to the design. We demonstrate, through extensive experiments, reliability of 100% after performing the error correction techniques and uniqueness of 49.63%. Finally, the design is compared with the literature to evaluate its implementation efficiency, where it is clearly found to be superior compared to the state-of-the-art.
Authors 6
-
Indian Institute of Technology Bombay
Affiliation as printed
Indian Institute of Technology,Bombay
Indian Institute of Technology, Bombay
-
Indian Institute of Technology Mandi
Affiliation as printed
Indian Institute of Technology,Mandi
Indian Institute of Technology, Mandi
-
Indian Institute of Technology Bombay
Affiliation as printed
Indian Institute of Technology,Bombay
Indian Institute of Technology, Bombay
-
Rainer Leupers Aachen
Affiliation as printed
RWTH Aachen University,Germany
RWTH Aachen University, Germany
-
Nanyang Technological University
Affiliation as printed
Nanyang Technological University,Singapore
Nanyang Technological University, Singapore
-
Farhad Merchant Aachen
Affiliation as printed
RWTH Aachen University,Germany
RWTH Aachen University, Germany
Cited by 12 stored of 12
12 results
No patents citing this paper on Lens.org (checked 2026-10-06).