A

A 22nm FD-SOI CMOS 2-way D-band Power Amplifier Achieving PAE of 7.7% at 9.6dBm OP1dB and 3.1% at 6dB Back-off by Leveraging Adaptive Back-Gate Bias Technique

Digest of papers - IEEE Radio Frequency Integrated Circuits Symposium

Authors 0

  1. Author list not loaded yet.

Cited by 2 stored of 27

2 results

References 0