A

Graph-Model-Based Generative Layout Optimization for Heterogeneous SiC Multichip Power Modules With Reduced and Balanced Parasitic Inductance

IEEE Transactions on Power Electronics

Authors 0

  1. Author list not loaded yet.

Cited by 1 stored of 36

1 result

References 0