A

A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors

IEEE Transactions on Circuits and Systems I Regular Papers

Authors 0

  1. Author list not loaded yet.

Cited by 1 stored of 160

1 result

References 0