A Aralex Aachen research explorer

May 01, 2019 conference-paper

QIF-Verilog: Quantitative Information-Flow based Hardware Description Languages for Pre-Silicon Security Assessment

IEEE International Symposium on Hardware Oriented Security and Trust (HOST)

DOI: 10.1109/hst.2019.8740840 OpenAlex

Authors 0

Author list not loaded yet.

Cited by 5 stored of 50

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
2024 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

5

citations
Enhancing HW-SW Confidentiality Verification for Embedded Processors with SoftFlow’s Advanced Memory Range Feature
2024 IFIP advances in information and communication technology conference-paper Computer Science Security and Verification in Computing

0

citations
SoftFlow: Automated HW-SW Confidentiality Verification for Embedded Processors
2023 IFIP/IEEE International Conference on Very Large Scale Integration conference-paper Computer Science Security and Verification in Computing

1

citations
Quantitative Information Flow for Hardware: Advancing the Attack Landscape
2023 IEEE Latin America Symposium on Circuits and Systems (LASCAS) conference-paper Computer Science Physical Unclonable Functions (PUFs) and Hardware Security

6

citations
QFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog
2021 Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design conference-paper Computer Science Security and Verification in Computing Open access

26

citations

5 results

References 0