A
Menu
April 01, 2017 conference-paper

Relaxed equivalence checking: a new challenge in logic synthesis

IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)

DOI: 10.1109/ddecs.2017.7968435 OpenAlex

Authors 0

  1. Author list not loaded yet.

Cited by 1 stored of 14

1 result

References 0