On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA
IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
Authors 0
- Author list not loaded yet.
Cited by 1 stored of 86
1 result