Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Authors 0
- Author list not loaded yet.
Cited by 1 stored of 24
1 result