A
Menu
February 01, 2003 article

An all-digital phase-locked loop for high-speed clock generation

IEEE Journal of Solid-State Circuits

DOI: 10.1109/jssc.2002.807398 OpenAlex

Authors 0

  1. Author list not loaded yet.

Cited by 1 stored of 206

1 result

References 0